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Abstract— Field programmable gate arrays (FPGAs) play many 
important roles, ranging from small glue logic replacement to 
System-on-Chip designs. Nevertheless, FPGA vendors can not 
accurately specify the energy consumption information of their 
products on the device data sheets because the energy 
consumption of FPGAs is strongly dependent on target circuit 
including resource utilization, logic partitioning, mapping, 
placement and route. While major CAD tools have started to 
report average power consumption under given transition 
activities, energy optimal FPGA design demands more detailed 
energy estimation. 
The target design is telemetry system used for health monitoring 
applications. The FPGA is acting as the controller unit of both 
transmitter and receiver. Transmitter side is reading data from 
interfaced sensors. Verilog-HDL has been used to implement the 
required functions of the FPGA. In this paper, the power 
performance of the FPGA based design will be investigated using 
XILINX Xpower tool. Modelsim Code coverage feature has been 
incorporated to make sure that the test-bench cover all the nets 
branch statement of the design and create the most accurate 
Value Change Dump (VCD) file for the power consumption 
estimation.  
I. INTRODUCTION 
Electronic systems development is becoming more and 
more complex, fast, powerful and power consuming. Indeed 
the transistor miniaturization dramatically increases the power 
consumed by a whole chip [1]. The main consequences of this 
trend are the addition of elaborated cooling circuits and the 
reduction of battery lifetime for the embedded systems. Like 
for timing and die area, the power consumption becomes a 
critical constraint for electronic system design. A previous 
study [2] has demonstrated the beneficial effect of power 
optimisation at high-level; it is then necessary to develop high-
level estimation tools which use power models for all kind of 
components (ASIC, FPGA) in a system. The main advantage 
of FPGA compared to ASIC chips is the flexibility: a design 
can be reprogrammed partially or totally in-situ. This 
functionality is realized by a configuration plan and requires a 
large amount of transistors for SRAM FPGA; therefore, the 
drawback is important static power consumption. Moreover, 
FPGA builders are currently improving this circuit 
characteristic to facilitate their integration in System on Chip 
(SoC).  The health care field became one of the most recent 
applications of the FPGA designers [3].  
The aim of this work is to present a useful methodology for 
estimating the power consumption of an FPGA based system 
designed for medical applications. Modelsim code coverage 
capability will be used to investigate the different styles of test-
bench coding on the overall power consumption estimation of 
the FPGA device. 
II. SYSTEM OVERVIEW
The main blocks of the transmitter side FPGA are shown in 
Fig.1. The different units of the system were coded with 
Verilog HDL simulated with ModelSim SE V6.0a and 
implemented with ISE7.1. The final implementation was 
targeting Spartan-3 device, since it provides the various 
features that solve designer’s challenge throughout the entire 
system. 
Figure 1. Building blocks of the transmitter FPGA 
The transmitter FPGA consists mainly from an SPI (Serial 
Peripheral Interface), RLE (Run Length Encoding) compressor 
and framer units. The operation of the system units and the 
flow of data through the system are controlled by a main FSM 
(Finite State Machine) controller. 
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At the receiver side a data recovery unit is needed to extract 
the clock from the received bit stream. The de-framer and the 
RLE decompresser blocks are designed to reconstruct the 
original data bytes sent by the transmitter. 
III. FPGA POWER ESTIMATION
Power consumption is mandatory information in modern 
digital system design. Chip vendors are naturally in charge of 
supplying energy consumption information of their products on 
the device data sheets. However, it is not possible for vendors 
to specify power consumption information of SRAM-based 
FPGAs because it is not only dependent on the target device 
and operating frequency but is highly dependent on the design 
and operating conditions. Power consumption is strongly 
dependent on the target circuit including resource utilization, 
low-level features such as logic partition, mapping, placement 
and route. 
A. Related Work 
For FPGA, some methodologies and models have still been 
developed to estimate the power consumed specifically by the 
logic elements. For example, a probabilistic model is proposed 
by [4]; developed for a CAD tool, this model estimates, at the 
transistor level, the 0.18 µm CMOS FPGA power consumption 
after place and route. The switching activity used to calculate 
the dynamic power is determined by the transition density of 
the signal. The static power is evaluated by a sub-threshold 
current estimation. The resulting absolute error of this model is 
23% compared to measurements. Some techniques are 
proposed in [5] to reduce both static and dynamic power 
consumption like drowsy mode, clock gating, guarded 
evaluation, counter and state machine encoding, but no 
estimation model is proposed. For a design in Virtex-II, [6] 
proposes an estimate of the dynamic power consumed by 
logical elements after routing. 
Lastly, [7] has presented a Register Transfer level power 
estimator based on determination of wire length and switching 
activity with an average error of 16.2%. The first parameter is 
calculated by applying Rent’s rule during high-level synthesis. 
The second parameter is evaluated by a fast switching activity 
calculation algorithm.  
B. XPower XILINX Tool 
XPower is a commercial-off-the-shelf tool to estimate 
power consumption of Xilinx SRAM-based FPGAs. In this 
paper the implementation of the Xilinx XPower will be 
investigated. XPower reads in either pre-routed or post-routed 
design data, and then makes a power model either for a unit or 
for the overall design based on power equation: P=CVf where 
P is average power consumption, C is equivalent switching 
capacitance, V is supply voltage and f is operating clock 
frequency or toggle rate. It considers resource usage, toggle 
rates, input/output power, and many other factors in estimation. 
Because XPower is an estimation tool, results may not 
precisely match actual power consumption. The frequency, f, is 
determined by users or provided by simulation data from the 
ModelSim family of HDL simulators.  
XPower provides two types of information called data view 
and report view. The data view shows the power consumption 
of individual parts of a design such as signals, clocks, logic and 
outputs. The report viewer represents the total power consumed 
by a given design, which is again classified into power 
consumption of clocks, logic and outputs, and static (leakage) 
power. The power consumption of clocks, logic and outputs are 
calculated by equivalent switching capacitance models. The 
static power is based on constant value quoted in a data book or 
calculated by an equation associated with temperature, device 
utilization and supply voltage. 
IV. MODELSIM CODE COVERAGE
ModelSim code coverage can provide graphical and report 
file feedback on which statements, branches, conditions, and 
expressions in the source code have been executed. It also 
measure bits of logic that have been toggled during the 
execution. Therefore it can be considered as trace tool and 
probe at the same time that provides history of the software 
execution. 
As code execution is almost invisible without an accurate 
trace tool, it is common for the entire blocks or modules of 
code to go unexecuted during test routines or redundant user-
case suites.  Coverage metrics showing which functions are not 
executed are useful for writing new, additional tests or 
identifying unused “dead” code. In applications where code 
size is critical, removing dead code reduces both waste and as 
well as risk in the targeted design. In many cases code 
coverage can also be used to analyze errant behavior and the 
unexpected execution of specific branches or paths.  The finite 
State Machine (FSM) can be extracted with code coverage as 
in Fig.2 for the compressor unit. 
Fig.2. Transmitter FPGA-Compressor unit FSM 
The FSM figure clarifies the number of the states involved 
in the design and the interaction between these states. A test 
bench has been written to examine the behavior of the HDL 
design. The code coverage is enabled to check the covered and 
uncovered parts of the design code by the test function which 
can lead to alter the design and consequently change the power 
consumption.  
Fig.3 shows some uncovered statements indicated by red X 
mark. In addition, an example of missed branches is shown in 
Fig.4 where the XT mark indicates that the true branch of the 
conditional statement was not covered. 
Figure.3. Not covered design statements 
Figure.4. Not covered design branches 
V. ACCURATE FPGA POWER ESTIMATION 
The power characterization using XPower tool is done and 
based on the mapped/placed/routed design. In general the total 
power consumption of a CMOS component is given by 
Equation.1. The dynamic power is due to the component 
activity while static power represents the power consumed by 
the leakage current 
Ptotal=Pdynamic+Pstatic                                     (1) 
The static power given by the XPower is constant, and 
calculated by the multiplication of maximum leakage current 
absorbed by the FPGA core and its supply voltage. On the 
other hand, dynamic power is varying according to the 
switching activity of the design. Therefore two factors 
determine the accuracy of the XPower analyzer estimation: the 
accuracy of the data within Xpower analyzer and the stimulus 
provided by the user. It is necessary to mention that XPower 
relies upon stimulus data to estimate the power consumption 
for internal components. Valid input frequencies and toggle 
rates are necessary parameters to generate a proper power 
estimate. The main four important files that need to be invoked 
by the tool is the design (*.ncd), simulation (*.vcd), physical 
constraints (*.pcf) and setting (*.xml) files.ψ
There are few strategies that can be implemented to reduce the 
power consumption of the FPGA device, these are: 
1. Turn off clocks when they are not in use. 
2. Make Block RAMs to operate in “no read on write” mode. 
This reduces toggling of the output of the BRAM. 
3. Use clock enables to reduce switching activity on the 
output of Flip Flops (FFs). 
4. Partition logic driven by global clocks into clock regions 
and reduce their number to which each global clock is 
routed. 
5. Reduce the total number of columns to which a clock is 
routed. 
6. Reduce the total length of heavy loaded signals. 
Mainly, we followed the recommendations in 3 &4 to reduce 
the power consumption of our design. Therefore the global 
design has been partitioned into a lot of small blocks. 
In order to investigate the impact of test bench writing style 
on the accuracy of the power estimate, two methods have been 
exercised. In the first one, the ADC_Din (line carrying input 
data coming from the ADC) has been stimulated by a variable 
8-bits data samples as expected in the practical case. In the 
second method, only 0 data value is stimulating the ADC_Din. 
As an example, the control logic of the compressor BRAM has 
been considered to see the difference in the code coverage 
represented by the summary reports given in Figs 5&6.  
Fig.5. BRAM control coverage report without adc_in 
Fig.6. BRAM control coverage report with adc_in 
The hits count shows the number of times the indicated code 
part has been reached or executed. It is obvious that this count 
has been increased for all the design parts except the 
conditions. The states of the design have been fully covered in 
Fig.8 because the system is dealing with all the possible design 
options that are required in the verification stage. Sample 
ModelSim waveforms for the variable data adc_in condition 
are shown in Fig 7. 
To investigate the effect of adc_in on the power 
consumption of the FPGA device, XPower tool has been used 
for this purpose. Table.1 summarizes the total power and 
current estimates for both configurations.  
TABLE.1: TOTAL CURRENT AND POWER ESTIMATES
Total Power and 
Current estimates 
I(mA) 
With 
adc_in 
P(mW) 
With 
adc_in 
I(mA) 
Without 
adc_in 
P(mW) 
Without 
adc_in 
Device  59  51 
Vccint 1.20V 12 16 11 13 
Vccaux 2.50V 16 41 15 38 
Vcco25 2.50V 1 2 0 0
Quiescent  
Vccint 1.20V 10 12 10 12
Quiescent 
Vccaux 2.50V 15 38 15 38
As given above, more power is needed for the design when 
ADC_Din is clocking with different serial data. This leads to 
the conclusion that the FPGA device will consume higher 
power if the analog input signal to the ADC is rapidly 
changing. In this case the compressor unit of the design will be 
fully functioning with all the possible transition states. The 
second case is assuming that the analog input has a steady 
value which is rare in practical, but useful to have a power 
estimates for different working conditions. Thus total dynamic 
power is more depending on the states of the input signals. In 
comparison, the power values in the two cases are different 
due to the code coverage analysis that has been discussed 
earlier. As more code has been covered with ADC_Din is 
varying, then we can consider that the obtained power estimate 
with such case has more credibility.  
Quiescent power is the same for both configurations since it 
depends on the device itself using default conditions in 
moderate environments. To reduce the power consumption of 
the FPGA without loosing the accuracy, more work need to be 
done outside than inside the device. For examples, reduce the 
ADC resolution or the analog input can be good options. The 
test bench should be written in a very optimum way to provide 
stimulus for all the inputs and read efficiently all the outputs. 
This is an important issue in the XPower tool since it provides 
one of the main files for the tool to estimate the power.  The 
code coverage sometimes can help to extract the unnecessary 
parts from the design which has a great benefit for the power 
consumption. As a final comment, obtaining the high code 
coverage can lead to higher but more accurate power estimate 
using XPower. 
VI. CONCLUSIONS
In this paper, the power consumption of an FPGA based 
system designed for medical applications has been 
investigated. The use of XPower from XILINX was the main 
focus of this work as an efficient tool to get good power 
estimates for the target FPGA device. The relation between the 
test bench coverage and power estimate accuracy was studied 
under different design conditions.  It has been found that a 
good test bench with higher design code coverage capability 
can achieve more accurate power estimates. 
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